

MULTIMEDIA



UNIVERSITY

STUDENT ID NO

--	--	--	--	--	--	--	--	--	--

TABLE NO:

--

MULTIMEDIA UNIVERSITY

FINAL EXAMINATION

TRIMESTER 2, 2017/2018

TSN1101 – COMPUTER ARCHITECTURE AND ORGANIZATION

(All Sections /Groups)

2 MARCH 2018

9.00 a.m. - 11.00 a.m.


(2 Hours)

INSTRUCTIONS TO STUDENTS

1. This Question paper consists of 23 pages (excluding this page and the Appendix) with 2 Sections. Each Section contains 4 Questions.
2. Attempt a total of 5 Questions, with a maximum of 3 Questions from any 1 Section and the remaining 2 Questions from the other Section. Each Question carries 12 marks and the distribution of the marks for each subdivision is given. Maximum allotted marks are 60 marks.
3. Please write all your answers in the Question Paper itself in the space provided.

- b) Identify the results of the arithmetic operation $[(43 + 42) - 41]$ in the following number systems:
- i) Octal (Base 8)
 - ii) Quinary (Base 5)
- Show all your calculations.

(2 marks)




Continued...

c) Assume the decimal numbers given are

$$X = -49 \text{ and } Y = -78$$

- i) Represent the above decimal numbers in 8-bit two's complement binary representation.
- ii) Perform $[(X) - (Y)]$ with the numbers represented in 8-bit two's complement binary form.

(1+1=2 marks)




Continued...

- d) Perform the multiplication of two 4-bit two's complement binary numbers given below. Use Booth's algorithm (flowchart is given below).

Multiplicand (M) = 1110_2 or -2_{10}

Multiplier (Q) = 0011_2 or 3_{10}

(4 marks)




M	A	Q	Q₄		
					Initial values
					First cycle
					Second cycle
					Third cycle
					Fourth cycle

Continued...

Question A2

- a) 'AND gate can be called a negative NOR gate'. Prove the validity of the statement by constructing the truth tables for two input AND gate and two input negative NOR gate.

(2 marks)




Continued...


b)

- i) Write the Boolean expression for the output X in the following logic diagram.
- ii) Simplify the Boolean expression to the simplest form using rules of Boolean algebra.
- iii) Write the truth table by using the simplified Boolean expression.

(2+2+2=6 marks)



Continued...




Continued...

c) For the Boolean function, $F = (A\bar{B}) + (B\bar{C}) + (\bar{A}B\bar{C})$

- (i) Construct the appropriate truth table, and
- (ii) Find the standard SOP and standard POS expressions.

(2+2=4 marks)



Continued...


Question A3

- a) Assume that a student has to go through three different assessments (Mid-term Test assessment, Lab assessment and final exam assessment) before obtaining the result for a subject. Assume that staff has marked 1 for the result of the assessment if he/she passes that assessment or 0, if he/she fails that assessment. The student has to get minimum of two 1's in the assessment results in order to pass the subject.


Three input signal lines indicate the results of assessments and the single output signal line indicate the final result of the subject. The output should be 1 if the student passes the subject and 0 if he/she fails.

- i) Draw the truth table for the above problem indicating all possible combinations for the results of assessments and the corresponding final result of the subject.
- ii) Minimize the expression into simplified Sum-of-Products (SOP) form.
- iii) Construct a logic diagram using AND-OR gate network.

(3×2=6 marks)




Continued...



Continued...

- b) Construct the truth table for the Half-Adder Circuit with two inputs (Augend (X), Addend (Y)) and two outputs (Carry Out (C_{out}), Sum (S)).
- (2 marks)



Continued...


- c) Implement the following Sum of Products Boolean expression, using an 8×1 multiplexer.

$$F = A' B C' D' + A' B C D' + A' B C D + A B' C' D + A B C' D' + A B C' D$$


Perform the following steps for the implementation:

- Construct the truth table and evaluate the output, F as 0, 1, variable D or the complement of variable D.
- Draw the connection diagram using an 8×1 multiplexer.

(2+2=4 marks)



Continued...



Continued...

Question A4

- a) A synchronous counter has three negative-edged triggered D flip-flops and three inputs X, Y and Z. Design the counter based on the sequence listed below:

001, 010, 100, 110, 111 and repeats

Undesired states go to don't care on the next clock pulse.

- i) Complete the excitation table.

(3 marks)

- ii) Simplify D_X , D_Y and D_Z and using K-maps.


(6 marks)

- iii) Draw the synchronous counter.

(3 marks)



Continued...




Continued...

SECTION B

Question B1

- a) The processing required for a single instruction is called an instruction cycle. A simplified three step cycle will include the fetch, execute and interrupt cycles. The basic instruction cycle is shown below:



List the actions taking place during the fetch cycle.


(4 marks)

- b) The system interconnection that connects major computer components (processor, memory, I/O) is called a system bus. List and describe the THREE major modules of the system bus.

(3 marks)


Continued...

- c) Many processor designs include a register, often known as the program status word or status bits register that contain status information. List four common status bits.
(2 marks)



- d) Assume that a processor that employs a memory address register (MAR), a memory buffer register (MBR), a program counter (PC), and an instruction register (IR). During the fetch cycle, an instruction is read from memory. List the flow of data during this cycle in the correct order.

(3 marks)




Continued...

Question B2


- a) Assume a three-stage pipeline (fetch, execute & write). Draw a timing diagram to show how many units are needed for four instructions.

(2 marks)



- b) Assume that a processor employs a memory address register (MAR), a memory buffer register (MBR), a program counter (PC), and an instruction register (IR), supporting only one-address instructions. List the symbolic sequence of micro-operations for a fetch cycle.

(4 marks)




Continued...

- c) Assume that Word 11 contains 22, Word 22 contains 33, Word 33 contains 44, and Word 44 contains 55. Given the memory values above and a one-address machine with an Accumulator (Register A), what values do the following instructions load into the Accumulator?


- | | |
|-----------------------|-----------------------|
| i) LOAD IMMEDIATE 44 | ii) LOAD DIRECT 33 |
| iii) LOAD INDIRECT 22 | iv) LOAD IMMEDIATE 22 |
| v) LOAD DIRECT 11 | v) LOAD INDIRECT 22 |

(3 marks)



- d) In processor pipelines, in order to overcome branch hazards, static branch prediction techniques can be used. Name these static branch prediction techniques.

(3 marks)




Continued...

Question B3

- a) Machine instructions operate on data (operands). What are the THREE general categories of operands?

(2 marks)




- b) Given the following registers and a two-address machine, give your program to compute $Z = (W - X) / (Y + P \times Q) / (Y - X)$. Available instructions are given below:

- a. Registers: A, B and C
- b. Instructions: MOV R1,#DATA; MOV R1, R2; ADD R1, R2; SUB R1,R2; MUL R1,R2 and DIV R1,R2

Store the result in Register A. (Hint: Instruction format – opcode destination, source)

(3 marks)



Continued...

- c) Suppose an 8-bit data word stored in memory is 01111001. Using the Hamming algorithm, determine what check bits would be stored in memory with the data word. Show how you got your answer.

(5 marks)

Bit Position	12	11	10	9	8	7	6	5	4	3	2	1
Bits	D8	D7	D6	D5	C8	D4	D3	D2	C4	D1	C2	C1
Word												
Check bit												

- d) Peripherals are connected to the computer through I/O modules. Why do we not connect the peripherals directly to the system bus?

(2 marks)


--

Continued...

Question 4


- a) List any four characteristics of a RISC instruction set architecture.

(2 marks)




- b) Directory protocols collect and maintain information about where copies of lines reside. There is a centralized controller that is part of the main memory controller, and a directory that is stored in main memory. The directory contains global state information about the contents of the various local caches. Explain how the controller is able to maintain cache coherence.

(4 marks)




Continued...

- c) State and explain any two benefits of a Symmetric Multiprocessor (SMP).
(2 marks)



- d) Write ARM instructions to find the 1's complement and 2's complement of a 32 bit number in memory address 0x1000 and store the result in memory addresses 0x7000 and 0x7004.
(4 marks)



End of Page.

Appendix

ARM® and Thumb®-2 Instruction Set Quick Reference Card

Key to Tables			
Rn, {<opsh>}	See Table Register, optionally shifted by constant	<reglist>	A comma-separated list of registers, enclosed in braces [and].
<Operand2>	See Table Flexible Operand 2. Shift and rotate are only available as part of Operand2.	<reglist>-PC	As <reglist>, must not include the PC.
<fields>	See Table PSR fields.	<reglist>-PC	As <reglist>, including the PC.
<PSR>	Either CPSR (Current Processor Status Register) or SPSR (Saved Processor Status Register)	+/-	+ or -; + may be omitted.
C*, V*	Flag is unpredictable in Architecture v4 and earlier, unchanged in Architecture v5 and later.	<iflags>	See Table ARM architecture versions.
<Rn sh>	Can be Rn or an immediate shift value. The values allowed for each shift type are the same as those shown in Table Register, optionally shifted by constant.	<p_mode>	Interrupt flags. One or more of a, i, f (abort, interrupt, fast interrupt).
x.y	B meaning half-register [15:0], or T meaning [31:16].	Spm	See Table Processor Modes.
<imm8>	ARM: a 32-bit constant, formed by right-rotating an 8-bit value by an even number of bits. Thumb: a 32-bit constant, formed by left-shifting an 8-bit value by any number of bits, or a bit pattern of one of the forms 0xYYYYXXYY, 0x0XXYY0XXYY or 0xXXYY0XXYY0.	<lsb>	SP for the processor mode specified by <p_mode>
<prefix>	See Table Prefixes for Parallel Instructions	<width>	Least significant bit of bitfield.
(IA) (IB) (DA) (DB)	Increment After, Increment Before, Decrement After, or Decrement Before.	(X)	Width of bitfield. <width> + <lsb> must be <= 32.
<size>	IB and DA are not available in Thumb state. If omitted, defaults to IA. B, SB, H, or SH, meaning Byte, Signed Byte, Halfword, and Signed Halfword respectively. SB and SH are not available in STB instructions.	(1)	RnX is Rn rotated 16 bits if X present. Otherwise, RnX is Rn.
		(S)	Updates base register after data transfer if 1 present (pre-indexed).
		(T)	Updates condition flags if S present.
		(R)	User mode privilege if T present.
			Rounds result to nearest if R present, otherwise truncates result.

Operation	§	Assembler	S updates	Action	Notes
Add	T2	ADD(S) Rd, Rn, <Operand2>	N Z C V	Rd := Rn + Operand2	N
		ADDC(S) Rd, Rn, <Operand2>	N Z C V	Rd := Rn + Operand2 + Carry	N
		Q(D)ADD Rd, Rn, Rn		Rd := Rn + imm12, imm12 range 0-4095 doubled: Rd := SAT(Rn + SAT(Rn * 2))	T, P Q
Address		ADR RA, <label>		Rd := <label>, for <label> range from current instruction see Note L	N, L
Subtract	T2	SUB(S) Rd, Rn, <Operand2>	N Z C V	Rd := Rn - Operand2	N
		SBCC(S) Rd, Rn, <Operand2>	N Z C V	Rd := Rn - Operand2 - NOT(Carry)	N
		SUB Rd, Rn, #<imm12>	N Z C V	Rd := Rn - imm12, imm12 range 0-4095	T, P
		RSC(S) Rd, Rn, <Operand2>	N Z C V	Rd := Operand2 - Rn	N
		RSC(S) Rd, Rn, <Operand2>	N Z C V	Rd := Operand2 - Rn - NOT(Carry)	N
		Q(D)SUB Rd, Rn, Rn		Rd := SAT(Rn - Rn) doubled: Rd := SAT(Rn - SAT(Rn * 2))	A Q
Parallel arithmetic	6	<prefix>ADDD Rd, Rn, Rn		PC = LR - imm8, CPSR = NPSR(current mode), imm8 range 0-255.	T
	6	<prefix>SUBL6 Rd, Rn, Rn		Rd[31:16] := Rd[31:16] + Rn[31:16], Rd[15:0] := Rn[15:0] + Rn[15:0]	G
	6	<prefix>SUBL6 Rd, Rn, Rn		Rd[31:16] := Rn[31:16] - Rn[31:16], Rd[15:0] := Rn[15:0] - Rn[15:0]	G
	6	<prefix>ADDS Rd, Rn, Rn		Rd[31:24] := Rn[31:24] + Rn[31:24], Rd[23:16] := Rn[23:16] + Rn[23:16], Rd[15:8] := Rn[15:8] + Rn[15:8], Rd[7:0] := Rn[7:0] + Rn[7:0]	G
	6	<prefix>SUBS Rd, Rn, Rn		Rd[31:24] := Rn[31:24] - Rn[31:24], Rd[23:16] := Rn[23:16] - Rn[23:16], Rd[15:8] := Rn[15:8] - Rn[15:8], Rd[7:0] := Rn[7:0] - Rn[7:0]	G
	6	<prefix>ASX Rd, Rn, Rn		Rd[31:16] := Rn[31:16] + Rn[15:0], Rd[15:0] := Rn[15:0] - Rn[31:16]	G
	6	<prefix>SAX Rd, Rn, Rn		Rd[31:16] := Rn[31:16] - Rn[15:0], Rd[15:0] := Rn[15:0] + Rn[31:16]	G
	6	USAD8 Rd, Rn, Rn		Rd := Abs(Rn[31:24] - Rn[31:24]) + Abs(Rn[23:16] - Rn[23:16]) + Abs(Rn[15:8] - Rn[15:8]) + Abs(Rn[7:0] - Rn[7:0])	
	6	USAD8 Rd, Rn, Rn		Rd := Rn + Abs(Rn[31:24] - Rn[31:24]) + Abs(Rn[23:16] - Rn[23:16]) + Abs(Rn[15:8] - Rn[15:8]) + Abs(Rn[7:0] - Rn[7:0])	
	6	USAD8 Rd, Rn, Rn		Rd := Rn + Abs(Rn[31:24] - Rn[31:24]) + Abs(Rn[23:16] - Rn[23:16]) + Abs(Rn[15:8] - Rn[15:8]) + Abs(Rn[7:0] - Rn[7:0])	
Saturate	6	SSAT Rd, #<sat>, Rn, ASR <sh>		Rd := SignedSat(Rn ASR sh), sat, <sat> range 1-32, <sh> range 1-31.	Q, R
	6	SSAT Rd, #<sat>, Rn, LSL <sh>		Rd := SignedSat(Rn LSL sh), sat, <sat> range 1-32, <sh> range 0-31.	Q
	6	SSAT16 Rd, #<sat>, Rn		Rd[31:16] := SignedSat(Rn[31:16], sat), Rd[15:0] := SignedSat(Rn[15:0], sat), <sat> range 1-16.	Q
	6	USAT Rd, #<sat>, Rn, ASR <sh>		Rd := UnsignedSat(Rn ASR sh), sat, <sat> range 0-31, <sh> range 1-31.	Q, R
	6	USAT Rd, #<sat>, Rn, LSL <sh>		Rd := UnsignedSat(Rn LSL sh), sat, <sat> range 0-31, <sh> range 0-31.	Q
	6	USAT16 Rd, #<sat>, Rn		Rd[31:16] := UnsignedSat(Rn[31:16], sat), Rd[15:0] := UnsignedSat(Rn[15:0], sat), <sat> range 0-15.	Q

ARM and Thumb-2 Instruction Set Quick Reference Card

Operation	§	Assembler	S updates	Action	Notes
Multiply	T2	MUL(S) Rd, Rn, Rn	N Z C*	Rd := (Rn * Rn) [31:0]	(If Rn is Rd, S can be used in Thumb-2)
		MLA(S) Rd, Rn, Rn, Rn	N Z C*	Rd := (Rn + (Rn * Rn)) [31:0]	N, S
		MLS Rd, Rn, Rn, Rn		Rd := (Rn - (Rn * Rn)) [31:0]	S
		UMULL(S) RdLo, RdHi, Rn, Rn	N Z C* V*	RdLo, RdHi := unsigned(Rn * Rn)	S
		UMLAL(S) RdLo, RdHi, Rn, Rn	N Z C* V*	RdLo, RdHi := unsigned(RdLo + RdLo + Rn * Rn)	S
		UMHLL(S) RdLo, RdHi, Rn, Rn	N Z C* V*	RdLo, RdHi := signed(Rn * Rn)	S
		UMLAL(S) RdLo, RdHi, Rn, Rn	N Z C* V*	RdLo, RdHi := signed(RdLo + RdLo + Rn * Rn)	S
		SMULL(S) RdLo, RdHi, Rn, Rn	N Z C* V*	RdLo, RdHi := signed(Rn * Rn)	S
		SMLAL(S) RdLo, RdHi, Rn, Rn		RdLo, RdHi := signed(RdLo + RdLo + Rn * Rn)	S
		SMULW Rd, Rn, Rn		Rd := Rn[x] * Rn[y]	
		SMULW Rd, Rn, Rn		Rd := (Rn * Rn) [47:16]	
		SMLAW Rd, Rn, Rn		Rd := Rn + Rn[x] * Rn[y]	Q
		SMLAW Rd, Rn, Rn		Rd := Rn + (Rn * Rn) [47:16]	Q
		SMLAW RdLo, RdHi, Rn, Rn		RdLo, RdHi := RdLo + RdLo + Rn[x] * Rn[y]	
		SMLAD(X) Rd, Rn, Rn		Rd := Rn[15:0] * RnX[15:0] + Rn[31:16] * RnX[31:16]	Q
		SMLAD(X) Rd, Rn, Rn		Rd := Rn + Rn[15:0] * RnX[15:0] + Rn[31:16] * RnX[31:16]	Q
		SMLAL(X) RdLo, RdHi, Rn, Rn		RdLo, RdHi := RdLo + RdLo + Rn[15:0] * RnX[15:0] + Rn[31:16] * RnX[31:16]	Q
		SHUSD(X) Rd, Rn, Rn		Rd := Rn[15:0] * RnX[15:0] - Rn[31:16] * RnX[31:16]	Q
Divide	T2	SDIV(S) Rd, Rn, Rn		Rd := Rn + Rn[15:0] * RnX[15:0] - Rn[31:16] * RnX[31:16]	Q
		SDIV(S) Rd, Rn, Rn		Rd := (Rn * Rn) [63:32]	
		SMLA(X) Rd, Rn, Rn		Rd := Rn + (Rn * Rn) [63:32]	
		SMLA(X) Rd, Rn, Rn		Rd := Rn + Rn[15:0] * RnX[15:0] + Rn[31:16] * RnX[31:16]	
		SMLA(X) Rd, Rn, Rn		Rd := Rn + Rn[15:0] * RnX[15:0] + Rn[31:16] * RnX[31:16]	
		SMLA(X) Rd, Rn, Rn		Rd := Rn + Rn[15:0] * RnX[15:0] + Rn[31:16] * RnX[31:16]	
		SMLA(X) Rd, Rn, Rn		Rd := Rn + Rn[15:0] * RnX[15:0] + Rn[31:16] * RnX[31:16]	
		SMLA(X) Rd, Rn, Rn		Rd := Rn + Rn[15:0] * RnX[15:0] + Rn[31:16] * RnX[31:16]	
		SMLA(X) Rd, Rn, Rn		Rd := Rn + Rn[15:0] * RnX[15:0] + Rn[31:16] * RnX[31:16]	
		SMLA(X) Rd, Rn, Rn		Rd := Rn + Rn[15:0] * RnX[15:0] + Rn[31:16] * RnX[31:16]	
		SMLA(X) Rd, Rn, Rn		Rd := Rn + Rn[15:0] * RnX[15:0] + Rn[31:16] * RnX[31:16]	
		SMLA(X) Rd, Rn, Rn		Rd := Rn + Rn[15:0] * RnX[15:0] + Rn[31:16] * RnX[31:16]	
		SMLA(X) Rd, Rn, Rn		Rd := Rn + Rn[15:0] * RnX[15:0] + Rn[31:16] * RnX[31:16]	
		SMLA(X) Rd, Rn, Rn		Rd := Rn + Rn[15:0] * RnX[15:0] + Rn[31:16] * RnX[31:16]	
		SMLA(X) Rd, Rn, Rn		Rd := Rn + Rn[15:0] * RnX[15:0] + Rn[31:16] * RnX[31:16]	
		SMLA(X) Rd, Rn, Rn		Rd := Rn + Rn[15:0] * RnX[15:0] + Rn[31:16] * RnX[31:16]	
		SMLA(X) Rd, Rn, Rn		Rd := Rn + Rn[15:0] * RnX[15:0] + Rn[31:16] * RnX[31:16]	
Move data	T2	MOV(S) Rd, <Operand2>	N Z C*	Rd := Operand2	N
		MOVN(S) Rd, <Operand2>	N Z C*	Rd := 0xFFFFFFFF XOR Operand2	N
		MOVT Rd, #<imm16>		Rd[31:16] := imm16, Rd[15:0] unaffected, imm16 range 0-65535	
		MOV Rd, #<imm16>		Rd[15:0] := imm16, Rd[31:16] := 0, imm16 range 0-65535	
		MRA RdLo, RdHi, Ac		RdLo := Ac[31:0], RdHi := Ac[30:32]	
		MAR Ac, RdLo, RdHi		Ac[31:0] := RdLo, Ac[30:32] := RdHi	
		ASR(S) Rd, Rn, #<Rn sh>	N Z C*	Rd := ASR(Rn, Rnsh)	N
		LSL(S) Rd, Rn, #<Rn sh>	N Z C*	Rd := LSL(Rn, Rnsh)	N
		LSR(S) Rd, Rn, #<Rn sh>	N Z C*	Rd := LSR(Rn, Rnsh)	N
		ROR(S) Rd, Rn, #<Rn sh>	N Z C*	Rd := ROR(Rn, Rnsh)	N
		RRX(S) Rd, Rn	N Z C*	Rd := RRR(Rn)	N
		CLZ Rd, Rn		Rd := number of leading zeros in Rn	
		CMP Rn, <Operand2>	N Z C* V	Update CPSR flags on Rn - Operand2	N
		CMN Rn, <Operand2>	N Z C* V	Update CPSR flags on Rn + Operand2	N
		TST Rn, <Operand2>	N Z C*	Update CPSR flags on Rn AND Operand2	N
		TEQ Rn, <Operand2>	N Z C*	Update CPSR flags on Rn EOR Operand2	N
		AND(S) Rd, Rn, <Operand2>	N Z C*	Rd := Rn AND Operand2	N
		EOR(S) Rd, Rn, <Operand2>	N Z C*	Rd := Rn EOR Operand2	N
		ORR(S) Rd, Rn, <Operand2>	N Z C*	Rd := Rn OR Operand2	N
		ORN(S) Rd, Rn, <Operand2>	N Z C*	Rd := Rn OR NOT Operand2	T
		BIC(S) Rd, Rn, <Operand2>	N Z C*	Rd := Rn AND NOT Operand2	N

ARM and Thumb-2 Instruction Set Quick Reference Card

Operation		\$	Assembler	Action	Notes
Bit field	Bit field clear	T2	BFC Rd, #<lsb>, #<width>	$Rd[(width+lsb-1):lsb] := 0$, other bits of Rd unaffected	
	Bit field insert	T2	BFI Rd, Rn, #<lsb>, #<width>	$Rd[(width+lsb-1):lsb] := Rn[(width-1):0]$, other bits of Rd unaffected	
	Signed bit field extract	T2	SEFX Rd, Rn, #<lsb>, #<width>	$Rd[(width-1):0] := Rn[(width+lsb-1):lsb]$, $Rd[31:width] := \text{Replicate}(Rn[(width+lsb-1):lsb])$	
	Unsigned bit field extract	T2	UFXF Rd, Rn, #<lsb>, #<width>	$Rd[(width-1):0] := Rn[(width+lsb-1):lsb]$, $Rd[31:width] := \text{Replicate}(0)$	
Pack	Pack halfword bottom + top	6	PKHBT Rd, Rn, Rm, LSL #<sh>	$Rd[15:0] := Rn[15:0]$, $Rd[31:16] := (Rm \ll LSL, sh)[31:16]$, sh 0-31	
	Pack halfword top + bottom	6	PKHTB Rd, Rn, Rm, ASR #<sh>	$Rd[31:16] := Rn[31:16]$, $Rd[15:0] := (Rm \gg ASR, sh)[15:0]$, sh 0-32	
Signed extend	Halfword to word	6	SXTB Rd, Rm, ROR #<sh>	$Rd[31:0] := \text{SignExtend}(Rm \ll (ROR \ll sh)[15:0])$, sh 0-3	N
	Two bytes to halfwords	6	SXTB16 Rd, Rm, ROR #<sh>	$Rd[31:16] := \text{SignExtend}(Rm \ll (ROR \ll sh)[23:16])$, $Rd[15:0] := \text{SignExtend}(Rm \ll (ROR \ll sh)[7:0])$, sh 0-3	N
	Byte to word	6	SXTB Rd, Rm, ROR #<sh>	$Rd[31:0] := \text{SignExtend}(Rm \ll (ROR \ll sh)[7:0])$, sh 0-3	N
Unsigned extend	Halfword to word	6	UXTB Rd, Rm, ROR #<sh>	$Rd[31:0] := \text{ZeroExtend}(Rm \ll (ROR \ll sh)[15:0])$, sh 0-3	N
	Two bytes to halfwords	6	UXTB16 Rd, Rm, ROR #<sh>	$Rd[31:16] := \text{ZeroExtend}(Rm \ll (ROR \ll sh)[23:16])$, $Rd[15:0] := \text{ZeroExtend}(Rm \ll (ROR \ll sh)[7:0])$, sh 0-3	N
	Byte to word	6	UXTB Rd, Rm, ROR #<sh>	$Rd[31:0] := \text{ZeroExtend}(Rm \ll (ROR \ll sh)[7:0])$, sh 0-3	N
Signed extend with add	Halfword to word, add	6	SXTAB Rd, Rn, Rm, ROR #<sh>	$Rd[31:0] := Rn[31:0] + \text{SignExtend}(Rm \ll (ROR \ll sh)[15:0])$, sh 0-3	
	Two bytes to halfwords, add	6	SXTAB16 Rd, Rn, Rm, ROR #<sh>	$Rd[31:16] := Rn[31:16] + \text{SignExtend}(Rm \ll (ROR \ll sh)[23:16])$, $Rd[15:0] := Rn[15:0] + \text{SignExtend}(Rm \ll (ROR \ll sh)[7:0])$, sh 0-3	
Unsigned extend with add	Halfword to word, add	6	UXTAB Rd, Rn, Rm, ROR #<sh>	$Rd[31:0] := Rn[31:0] + \text{ZeroExtend}(Rm \ll (ROR \ll sh)[15:0])$, sh 0-3	
	Two bytes to halfwords, add	6	UXTAB16 Rd, Rn, Rm, ROR #<sh>	$Rd[31:16] := Rn[31:16] + \text{ZeroExtend}(Rm \ll (ROR \ll sh)[23:16])$, $Rd[15:0] := Rn[15:0] + \text{ZeroExtend}(Rm \ll (ROR \ll sh)[7:0])$, sh 0-3	
Reverse	Bits in word	T2	REVT Rd, Rm	For $i = 0; i < 32; i++$: $Rd[i] := Rm[31-i]$	
	Bytes in word	6	REV Rd, Rm	$Rd[31:24] := Rm[7:0]$, $Rd[23:16] := Rm[15:8]$, $Rd[15:8] := Rm[23:16]$, $Rd[7:0] := Rm[31:24]$	N
	Bytes in both halfwords	6	REV16 Rd, Rm	$Rd[15:8] := Rm[7:0]$, $Rd[7:0] := Rm[15:8]$, $Rd[31:24] := Rm[23:16]$, $Rd[23:16] := Rm[31:24]$	N
	Bytes in low halfword, sign extend	6	REVSH Rd, Rm	$Rd[15:8] := Rm[7:0]$, $Rd[7:0] := Rm[15:8]$, $Rd[31:16] := Rm[7] * 0xFF$	N
Select	Select bytes	6	SEL Rd, Rn, Rm	$Rd[7:0] := Rn[7:0]$ if $(Rn[0] = 1)$, else $Rd[7:0] := Rm[7:0]$ $Rd[15:8] := Rn[15:8]$, $Rd[31:24] := Rm[31:24]$ selected similarly by $Rn[1]$, $Rn[2]$, $Rn[3]$	
If-Then	If-Then	T2	IT{pattern} {cond}	Makes up to four following instructions conditional, according to pattern. Pattern is a string of up to three letters. Each letter can be 'T' (Then) or 'I' (Else). The first instruction after IT has condition cond. The following instructions have condition cond if the corresponding letter is T, or the inverse of cond if the corresponding letter is I. See Table Condition Field for available condition codes.	T, I
Branch	Branch		B <label>	PC = label. Label is this instruction $\pm 32MB$ ($T2: \pm 16MB$, $T1: -252 \dots +256B$)	N, B
	Branch with link		BL <label>	LR = address of next instruction, PC = label. Label is this instruction $\pm 32MB$ ($T2: \pm 16MB$)	N
	Branch and exchange	4T	BX Rm	PC = Rm. Target is Thumb if $Rm[0]$ is 1, ARM if $Rm[0]$ is 0.	C
	Branch with link and exchange (1)	5T	BLX <label>	LR = address of next instruction, PC = label, Change instruction set. Label is this instruction $\pm 32MB$ ($T2: \pm 16MB$).	N
	Branch with link and exchange (2)	5	BLX Rm	LR = address of next instruction, PC = $Rm[31:1]$, Change to Thumb if $Rm[0]$ is 1, to ARM if $Rm[0]$ is 0.	N
	Branch and change to Jazelle state	5	BVJ Rm	Change to Jazelle state if available	
Move to or from PSR	Compare, branch if (non) zero	T2	CB{NZ} Rn, <label>	If $Rn == 0$ or 1 then PC = label. Label is this instruction $\pm 4-130B$.	N, T, I
	Table Branch Byte	T2	TBB {Rn, Rm}	PC = PC + ZeroExtend(Memory[$Rn + Rm, 1$] << 1). Branch range 4-512. Rn can be PC.	T, I
	Table Branch Halfword	T2	TBH {Rn, Rm, LSL #1}	PC = PC + ZeroExtend(Memory[$Rn + Rm << 1, 2$] << 1). Branch range 4-131072. Rn can be PC.	T, I
	PSR to register		MRS Rd, <PSR>	Rd = PSR	
Processor state change	Register to PSR		MSR <PSR>, <fields>, Rm	PSR = Rm (selected bytes only)	
	Immediate to PSR		MSR <PSR>, <fields>, #<imm8>	PSR = imm8, Rr (selected bytes only)	
	Change processor state	6	CPSID <flags>, #<p_mode>	Disable specified interrupts, optional change mode.	U, N
Processor state change	Change processor mode	6	CPSIE <flags>, #<p_mode>	Enable specified interrupts, optional change mode.	U
	Set endianness	6	SETPEND <endianness>	New endianness for loads and stores. <endianness> can be BE (Big Endian) or LE (Little Endian).	U, N

ARM Instruction Set Quick Reference Card

Single data item loads and stores	\$	Assembler	Action if <op> is LDR	Action if <op> is STR	Notes
Load or store word, byte or halfword	Immediate offset	<op>{size}{T} Rd, [Rn, #<offset>]{!}	$Rd := [address, size]$	$[address, size] := Rd$	1, N
	Post-indexed, immediate	<op>{size}{T} Rd, [Rn], #<offset>	$Rd := [address, size]$	$Rd := [address, size]$	2
	Register offset	<op>{size} Rd, [Rn, +/-Rm, #<opsh>]{!}	$Rd := [address, size]$	$[address, size] := Rd$	3, N
	Post-indexed, register	<op>{size}{T} Rd, [Rn], +/-Rm, #<opsh>	$Rd := [address, size]$	$[address, size] := Rd$	4
Load or store doubleword	PC-relative	<op>{size} Rd, <label>	$Rd := [label, size]$	Not available	5, N
	Immediate offset	<op>D Rd1, Rd2, [Rn, #<offset>]{!}	$Rd1 := [address]$, $Rd2 := [address + 4]$	$[address] := Rd1$, $[address + 4] := Rd2$	6, 9
	Post-indexed, immediate	<op>D Rd1, Rd2, [Rn], #<offset>	$Rd1 := [address]$, $Rd2 := [address + 4]$	$[address] := Rd1$, $[address + 4] := Rd2$	6, 9
	Register offset	<op>D Rd1, Rd2, [Rn, +/-Rm, #<opsh>]{!}	$Rd1 := [address]$, $Rd2 := [address + 4]$	$[address] := Rd1$, $[address + 4] := Rd2$	7, 9
PC-relative	Post-indexed, register	<op>D Rd1, Rd2, [Rn], +/-Rm, #<opsh>	$Rd1 := [address]$, $Rd2 := [address + 4]$	$[address] := Rd1$, $[address + 4] := Rd2$	7, 9
	PC-relative	<op>D Rd1, Rd2, <label>	$Rd1 := [label]$, $Rd2 := [label + 4]$	Not available	8, 9

Preload data or instruction	\$ (PLD)	\$ (PLI)	Assembler	Action if <op> is PLD	Action if <op> is PLI	Notes
Immediate offset	5E	7	<op> {Rn, #<offset>}	Preload [address, 32] (data)	Preload [address, 32] (instruction)	1, C
	5E	7	<op> {Rn, +/-Rm, #<opsh>}	Preload [address, 32] (data)	Preload [address, 32] (instruction)	3, C
	5E	7	<op> <label>	Preload [label, 32] (data)	Preload [label, 32] (instruction)	5, C

Other memory operations	\$	Assembler	Action	Notes
Load multiple	Block data load	LDM{IA IB DA DB} Rn{!}, <reglist>-PC	Load list of registers from [Rn]	N, I
		LDM{IA IB DA DB} Rn{!}, <reglist>-PC	Load registers, PC = [address][31:1] (§ 5T: Change to Thumb if [address][0] is 1)	I
		LDM{IA IB DA DB} Rn{!}, <reglist>-PC^	Load registers, branch (§ 5T: and exchanger). CPSR = SPSR. Exception modes only.	1
		LDM{IA IB DA DB} Rn, <reglist>-PC^	Load list of user mode registers from [Rn]. Privileged modes only.	I
Pop		POP <reglist>	Canonical form of LDM SP!, <reglist>	N
Load exclusive	Semaphore operation	6 LDMEX Rd, [Rn]	$Rd := [Rn]$, tag address as exclusive access. Outstanding tag set if not shared address. Rd, Rn not PC.	
	Halfword or byte	6K LDREX{H B} Rd, [Rn]	$Rd[15:0] := [Rn]$ or $Rd[7:0] := [Rn]$, tag address as exclusive access. Outstanding tag set if not shared address. Rd, Rn not PC.	
	Doubleword	6K LDREXD Rd1, Rd2, [Rn]	$Rd1 := [Rn]$, $Rd2 := [Rn+4]$, tag addresses as exclusive access. Outstanding tags set if not shared addresses. Rd1, Rd2, Rn not PC.	9
Store multiple	Push, or block data store	STM{IA IB DA DB} Rn{!}, <reglist>	Store list of registers to [Rn]	N, I
		STM{IA IB DA DB} Rn{!}, <reglist>^	Store list of user mode registers to [Rn]. Privileged modes only.	I
Push		PUSH <reglist>	Canonical form of STMDB SP!, <reglist>	N
Store exclusive	Semaphore operation	6 STREX Rd, Rm, [Rn]	If allowed, [Rn] = Rm, clear exclusive tag. Rd = 0. Else Rd = 1. Rd, Rm, Rn not PC.	
	Halfword or byte	6K STREX{H B} Rd, Rm, [Rn]	If allowed, [Rn] = Rm[15:0] or [Rn] = Rm[7:0], clear exclusive tag. Rd = 0. Else Rd = 1. Rd, Rm, Rn not PC.	
	Doubleword	6K STREXD Rd, Rm1, Rm2, [Rn]	If allowed, [Rn] = Rm1, [Rn+4] = Rm2, clear exclusive tags. Rd = 0. Else Rd = 1. Rd, Rm1, Rm2, Rn not PC.	9
Clear exclusive		6K CLREX	Clear local processor exclusive tag	C

Notes: availability and range of options for Load, Store, and Preload operations					
Note	ARM Word, B, D	ARM SB, H, SH	ARM T, BT	Thumb-2 Word, B, SB, H, SH, D	Thumb-2 T, BT, SBT, HT, SHT
1	offset: -4095 to +4095	offset: -255 to +255	Not available	offset: -255 to +255 if writback, -255 to +4095 otherwise	offset: 0 to +255, writback not allowed
2	offset: -4095 to +4095	offset: -255 to +255	offset: -4095 to +4095	offset: -255 to +255	Not available
3	Full range of {, <opsh>}	{, <opsh>} not allowed	Not available	<opsh> restricted to LSL #<sh>, <sh> range 0 to 3	Not available
4	Full range of {, <opsh>}	{, <opsh>} not allowed	Full range of {, <opsh>}	Not available	Not available
5	label within +/-4092 of current instruction	Not available	Not available	label within +/-4092 of current instruction	Not available
6	offset: -255 to +255	-	-	offset: -1020 to +1020, must be multiple of 4.	-
7	{, <opsh>} not allowed	-	-	Not available	-
8	label within +/-252 of current instruction	-	-	Not available	-
9	Rd1 even, and not R14, Rd2 == Rd1 + 1.	-	-	Rd1 != PC, Rd2 != PC	-

ARM Instruction Set Quick Reference Card

Coprocessor operations	5	Assembler	Action	Notes
Data operations		CDP{2} <copr>, <cop1>, CRd, CRn, CRm{1}, <op2>	Coprocessor defined	C2
Move to ARM register from coprocessor		MRC{2} <copr>, <cop1>, Rd, CRn, CRm{1}, <op2>	Coprocessor defined	C2
Two ARM register move	5E	MRRCC <copr>, <cop1>, Rd, Rn, CRm	Coprocessor defined	C
Alternative two ARM register move	6	MRRC2 <copr>, <cop1>, Rd, Rn, CRm	Coprocessor defined	C2
Move to coproc from ARM reg		MCR{2} <copr>, <cop1>, Rd, CRn, CRm{1}, <op2>	Coprocessor defined	C2
Two ARM register move	5E	MCCR <copr>, <cop1>, Rd, Rn, CRm	Coprocessor defined	C
Alternative two ARM register move	6	MCCR2 <copr>, <cop1>, Rd, Rn, CRm	Coprocessor defined	C2
Loads and stores, pre-indexed		<op>{2} <copr>, CRd, [Rn, #+/-offset, L#4] {1}	opt: LDC or STC; offset: multiple of 4 in range 0 to 1020.	C2
Loads and stores, zero offset		<op>{2} <copr>, CRd, [Rn] {, R-bit copro. option}	opt: LDC or STC.	C2
Loads and stores, post-indexed		<op>{2} <copr>, CRd, [Rn], #+/-offset, L#4	opt: LDC or STC; offset: multiple of 4 in range 0 to 1020.	C2

Miscellaneous operations	5	Assembler	Action	Notes
Swap word		SWP Rd, Rn, [Rn]	temp := [Rn], [Rn] := Rn, Rd := temp.	D
Swap byte		SWPB Rd, Rn, [Rn]	temp := ZeroExtend([Rn][7:0]), [Rn][7:0] := Rn[7:0], Rd := temp	D
Store return state	6	STRT{1A} [1B] DA{DB} SRT{1}, #op, mode	[SRT] := LR, [SRT+4] := CPSR	C, I
Return from exception	6	RFR{1A} TR{DA} DR{1} Rn{1}	[W] := [Rn], CPSR := [Rn+4]	C, I
Breakpoint	5	BPFI <imm16>	Prefetch abort or enter debug state, 16-bit field encoded in instruction.	C, N
Secure Monitor Call	2	SMC <imm16>	Secure Monitor Call exception, 16-bit field encoded in instruction. Formerly SWI.	N
Supervisor Call		SVC <imm24>	Supervisor Call exception, 24-bit field encoded in instruction. Formerly SWI.	N
No operation	6	NOP	None, might not even consume any time.	N
Hints				
Debug Hint	7	DBG	Provide hint to debug and related systems.	
Data Memory Barrier	7	DMB	Ensure the order of observation of memory accesses.	C
Data Synchronization Barrier	7	DSB	Ensure the completion of memory accesses.	C
Instruction Synchronization Barrier	7	ISB	Flush processor pipeline and branch prediction logic.	C
Set event	T2	SEV	Signal event in multiprocessor system, NOP if not implemented.	N
Wait for event	T2	WFE	Wait for event, IRQ, FIQ, Imprecise abort, or Debug entry request, NOP if not implemented.	N
Wait for interrupt	T2	WFI	Wait for IRQ, FIQ, Imprecise abort, or Debug entry request, NOP if not implemented.	N
Yield	T2	YIELD	Yield control to alternative thread, NOP if not implemented.	N

Notes	
A Not available in Thumb state.	N Some or all forms of this instruction are 16-bit (Narrow) instructions in Thumb-2 code. For details see the <i>Thumb 16-bit Instruction Set (UAL)</i> Quick Reference Card.
B Can be conditional in Thumb state without having to be in an IT block.	
C Conditional codes are not allowed in ARM state.	P Rn can be the PC in Thumb state in this instruction.
C2 The optional 2 is available from ARMv5. It provides an alternative operation. Conditional codes are not allowed for the alternative form in ARM state.	Q Sets the Q flag if saturation (addition or subtraction) or overflow (multiplication) occurs. Read and reset the Q flag using MRS and MSR.
D Deprecated. Use DMBE and DMBE instead.	R <sh> range is 1-32 in the ARM instruction.
G Updates the four CIL flags in the CPSR based on the results of the individual operations.	S The S modifier is not available in the Thumb-2 instruction.
I IA is the default, and is normally omitted.	T Not available in ARM state.
L ARM: <imm16>, 16-bit Thumb; multiple of 4 in range 0-1020, 32-bit Thumb: 0-4095.	U Not allowed in an IT block. Conditional codes not allowed in either ARM or Thumb state.

ARM Instruction Set Quick Reference Card

ARM architecture versions	
n	ARM architecture version n and above
nT, n	T or J variants of ARM architecture version n and above
5E	ARM v5E, and 6 and above
T2	All Thumb-2 versions of ARM v6 and above
6K	ARMv6K and above for ARM instructions, ARMv7 for Thumb
%	All Security extension versions of ARMv6 and above
RM	ARMv7-R and ARMv7-M only
XN	XNucle coprocessor instruction

Flexible Operand 2	
Immediate value	#<imm8>
Register, optionally shifted by constant (see below)	Rn {, <opsh>}
Register, logical shift left by register	Rn, LSL Rs
Register, logical shift right by register	Rn, LSR Rs
Register, arithmetic shift right by register	Rn, ASR Rs
Register, rotate right by register	Rn, ROR Rs

Register, optionally shifted by constant	
(No shift)	Rn
Logical shift left	Rn, LSL #<shift>
Logical shift right	Rn, LSR #<shift>
Arithmetic shift right	Rn, ASR #<shift>
Rotate right	Rn, ROR #<shift>
Rotate right with extend	Rn, ROR

PSR fields	(use at least one suffix)
Suffix	Meaning
c	Control field mask byte [PSR[7:0]]
z	Flags field mask byte [PSR[31:24]]
s	Status field mask byte [PSR[23:16]]
x	Extension field mask byte [PSR[15:8]]

Condition Field	
Mnemonic	Description
EQ	Equal
NE	Not equal
CS / HS	Carry Set / Unsigned higher or same
CC / LO	Carry Clear / Unsigned lower
MI	Negative
PL	Positive or zero
VS	Overflow
VC	No overflow
HI	Unsigned higher
LS	Unsigned lower or same
GE	Signed greater than or equal
LT	Signed less than
GT	Signed greater than
LE	Signed less than or equal
AL	Always (normally omitted)

All ARM instructions (except those with Note C or Note U) can have any one of these condition codes after the instruction mnemonic (that is, before the first space in the instruction as shown on this card). This condition is encoded in the instruction.

All Thumb-2 instructions (except those with Note U) can have any one of these condition codes after the instruction mnemonic. This condition is encoded in a preceding IT instruction (except in the case of conditional Branch instructions). Condition codes in instructions must match those in the preceding IT instruction.

On processors without Thumb-2, the only Thumb instruction that can have a condition code is D <Label>.

Processor Modes	
16	User
17	FIQ Fast Interrupt
18	IRQ Interrupt
19	Supervisor
23	Abort
27	Undefined
31	System

Prefixes for Parallel Instructions	
S	Signed arithmetic modulo 2^8 or 2^{16} , sets CPSR GE bit
Q	Signed saturating arithmetic
SH	Signed arithmetic, halving results
U	Unsigned arithmetic modulo 2^8 or 2^{16} , sets CPSR GE bit
UQ	Unsigned saturating arithmetic
UI	Unsigned arithmetic, halving results

Proprietary Notice

Words and logos marked with [®] or [™] are registered trademarks or trademarks owned by ARM Limited. Other brands and names mentioned herein may be the trademarks of their respective owners.

Neither the whole nor any part of the information contained in, or the product described in, this document may be adapted or reproduced in any material form except with the prior written permission of the copyright holder.

The product described in this document is subject to continuous developments and improvements. All particulars of the product and its use contained in this document are given by ARM in good faith. However, all warranties implied or expressed, including but not limited to implied warranties of merchantability, or fitness for purpose, are excluded.

This reference card is intended only to assist the reader in the use of the product. ARM Ltd shall not be liable for any loss or damage arising from the use of any information in this reference card, or any error or omission in such information, or any incorrect use of the product.

Document Number

ARM QRC-0001L

Change Log

Issue	Date	Change	Issue	Date	Change
A	June 1995	First Release	B	Sept 1996	Second Release
C	Nov 1998	Third Release	D	Oct 1999	Fourth Release
E	Oct 2000	Fifth Release	F	Sept 2001	Sixth Release
G	Jan 2003	Seventh Release	H	Oct 2003	Eighth Release
I	Dec 2004	Ninth Release	J	May 2005	RVC T 2.2 SP1
K	March 2006	RVC T 3.0	L	March 2007	RVC T 3.1